Principled foundations for microarchitectural security


Marco Guarnieri IMDEA Software Institute


SILM, 06-06-2022 @ Genova




Contacts: Marco, guarnieri@imdea.org @MarcoGuarnier1










Market Market		
Contraction of the second		
CP (C) =		
The set of the set		
	- IN THE PARTY OF AN ADDRESS	
		A COLUMN A COLUMNA
	· ≤_ <u>₩</u> _≦	
48 8 8 8		
		A PERSONAL PROPERTY AND A PERSON AND A PERSO
		and the second s




2















Attacks exploit microarchitectural sideeffects to compromise security!



Foreshadow Picture of Intel "Haswell-E" Eight Core CPU





Attacks exploit microarchitectural sideeffects to compromise security!



Foreshadow Picture of Intel "Haswell-E" Eight Core CPU







Researchers Discover Two Major Flaws in the World's Computers




WINTER STORM



@FOVE















Microarchitectural leakage depends on specific hardware details





Microarchitectural leakage depends on specific hardware details




No *faithful*, *precise* models capturing *microarchitectural leakage*






Microarchitectural leakage depends on specific hardware details




No *faithful*, *precise* models capturing *microarchitectural leakage*


Microarchitectural leakage depends on specific hardware details




No *faithful*, *precise* models capturing *microarchitectural leakage*

Writing secure code is almost impossible












A problem of (missing) abstractions


A problem of (missing) abstractions







A problem of (missing) abstractions












Software

6




Hardware-software **contracts** for **security**






Hardware-software **contracts** for **security**





Hardware-software **contracts** for **security**

Capture all possible *microarchitectural leaks*!






Hardware-software contracts for security

Capture all possible microarchitectural leaks






Secure programming independently of specific microarchitecture



Hardware-software contracts for security

Capture all possible microarchitectural leaks





Secure programming independently of specific microarchitecture

Implement optimizations compliant with contract





In this talk

In this talk HW/SW contracts for secure speculation



In this talk HW/SW contracts for secure speculation

Contracts + Hardware



In this talk HW/SW contracts for secure speculation

Contracts + Hardware

Contracts + Software



Outline

- 1. Speculative execution attacks
- 2. Modeling speculative leaks
- 4. What about hardware?
- 5. What about software?
- 6. Conclusions

3. Hardware-software contracts for secure speculation



Outline

1. Speculative execution attacks

2. Modeling speculative leaks


4. What about hardware?

5. What about software?

6. Conclusions

3. Hardware-software contracts for secure speculation







Exploits **speculative** execution

Almost **all** modern **CPUs** are *affected*

P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, Y. Yarom - Spectre Attacks:





Speculative execution + branch prediction

Size of array A if (x < A size) y = B[A[x]]

Speculative execution + branch prediction


Size of array A

if $(\mathbf{x} < \mathbf{A} \text{ size})$ $y = \mathbf{B}[\mathbf{A}[\mathbf{x}]]$

Speculative execution + branch prediction

Size of array A

if $(\mathbf{x} < \mathbf{A} \text{ size})$




Speculative execution + branch prediction

Size of array A

if (x < A size) y = B[A[x]]

Prediction based on **branch** history & program structure










Speculative execution + branch prediction

Size of array A if (x < A size) y = B[A[x]]

Prediction based on **branch** history & program structure









Speculative execution + branch prediction

Size of array A


if (x < A size) y = B[A[x]]

Wrong predicton? **Rollback changes**!

Architectural (ISA) state

Microarchitectural state


Prediction based on **branch** history & program structure







void f(int x) if (x < A_size) y = B[A[x]]</pre>

void f(int x) if (x < A_size) y = B[A[x]]</pre>




void f(int x) if (x < A size) y = B[A[x]]</pre>







Spectre v1 **A** size=16 **BB**[0]**B**[1] • • • void f(int x) if (x < A size) y = B[A[x]]----









Spectre v1 **A** size=16 **BB**[0]**B**[1] • • • void f(int x) if (x < A size) 1) Train branch predictor y = B[A[x]]00






Spectre v1 **A** size=16 **BB**[0]**B**[1] • • • void f(int x) if (x < A size) y = B[A[x]]----









1) Train branch predictor


2) Prepare cache



Spectre v1 **A** size=16 **BB**[0]**B**[1] • • • void f(int x) if (x < A size) y = B[A[x]]~~








1) Train branch predictor

2) Prepare cache



Spectre v1 **A** size=16 **BB**[0]**B**[1 **B**[**A**[128]] void f(int x) if (x < A size) y = B[A[x]]00






1) Train branch predictor

2) Prepare cache








2) Prepare cache








2) Prepare cache









2) Prepare cache








2) Prepare cache

3) Run with x = 128

4) Extract from cache





Outline 1. Speculative execution attacks

2. Modeling speculative leaks


3. Hardware-software contracts for secure speculation

4. What about hardware?


5. What about software?

6. Conclusions







Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 — <u>https://arxiv.org/abs/1812.08639</u> 14




Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 — <u>https://arxiv.org/abs/1812.08639</u> 14



Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 — <u>https://arxiv.org/abs/1812.08639</u> 14




Speculative semantics




Execution mode

Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 — <u>https://arxiv.org/abs/1812.08639</u> 14



Speculative semantics


Observer mode



Execution mode


Models how instructions are executed

Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 — <u>https://arxiv.org/abs/1812.08639</u> 14



Speculative semantics


Observer mode



Execution mode

Models how instructions are executed

Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 — <u>https://arxiv.org/abs/1812.08639</u> 14



Speculative semantics

Observer mode

Capture attacker's observational power

Modeling speculation 1. if (x < A_size) 2. y = A[x] 3. z = B[y] 4. end</pre>



Modeling speculation 1. if (x < A size)Save program state before executing *branch* instructions 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$ 3. end 4

Mispredict **all** branch instructions



Modeling speculation 1. if (x < A size)Save program state before executing *branch* instructions 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$ end 4.

Mispredict **all** branch instructions

Fixed speculative window




Mispredict **all** branch instructions

Fixed speculative window



Modeling speculation 1. if (x < A size)Save program state before executing *branch* instructions $y = \mathbf{A}[\mathbf{x}]$ 2. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$ 3. end 4.



Non-speculative


Speculative

Mispredict **all** branch instructions

Fixed speculative window



Description Description Descriptio




Non-speculative

Speculative

Fixed speculative window






Non-speculative

Speculative

Fixed speculative window






Non-speculative

Speculative

Fixed speculative window





Non-speculative




Fixed speculative window




Leakage into microarchitecture

- 1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end



Leakage into microarchitecture

- 1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end




Attacker observes:

- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution



Leakage into microarchitecture


- 1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end



Attacker observes:


- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution

Inspired by "constant-time" requirements



Leakage into microarchitecture

- 1. if (x < A_size)
- 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end




Non-speculative

Speculative

Attacker observes:

- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution

Inspired by "constant-time" requirements



Leakage into microarchitecture

- 1. if (x < A_size)
- 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end

start pc *2*




Non-speculative



Attacker observes:

- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution

Inspired by "constant-time" requirements




Leakage into microarchitecture 1. if (x < A size)2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ Attacker observes: $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$ 3. end - branch/jump targets start pc 2 requirements Non-speculative

Speculative

- locations of *memory* accesses
- start/end speculative execution


Inspired by "constant-time"



Leakage into microarchitecture

- 1. if (x < A size)
- 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end

load A+x




Non-speculative



Attacker observes:


- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution

Inspired by "constant-time" requirements



Leakage into microarchitecture 1. if (x < A size)2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ Attacker observes: z = B[y]3. end 4

load A+x




Non-speculative

Speculative

- locations of *memory* accesses
- branch/jump targets
- start/end speculative execution


Inspired by "constant-time" requirements



Leakage into microarchitecture

- 1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$
- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end

load **B+A[x**]




Non-speculative



Attacker observes:

- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution

Inspired by "constant-time" requirements




Leakage into microarchitecture

1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ 2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$

- 3. $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$
- 4. end

load **B+A**[**x**]




Non-speculative



Attacker observes:

- locations of *memory* accesses
- **branch/jump** targets
- **start/end** speculative execution


Inspired by "constant-time" requirements




Leakage into microarchitecture 1. if (x < A size)y = A[x]2. Attacker observes: z = B[y]3. end - branch/jump targets 4 rollback pc 4 requirements Non-speculative Speculative

- locations of *memory* accesses
- start/end speculative execution

Inspired by "constant-time"




Leakage into microarchitecture 1. if (x < A size)2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ Attacker observes: $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$ 3. end - branch/jump targets




Non-speculative





- locations of *memory* accesses
- start/end speculative execution

Inspired by "constant-time" requirements




Outline


- 1. Speculative execution attacks
- 2. Modeling speculative leaks
- 4. What about hardware?
- 5. What about software?
- 6. Conclusions

3. Hardware-software contracts for secure speculation






Guarnieri, Köpf, Reineke, Vila — Hardware-software contracts for secure speculation — IEEE S&P 2021 https://arxiv.org/abs/2006.03841 18



Guarnieri, Köpf, Reineke, Vila — Hardware-software contracts for secure speculation — IEEE S&P 2021 https://arxiv.org/abs/2006.03841 18


Hardware-software contract



Contracts specify which program executions a microarchitectural *adversary* can distinguish

Guarnieri, Köpf, Reineke, Vila — Hardware-software contracts for secure speculation — IEEE S&P 2021 https://arxiv.org/abs/2006.03841 18

Hardware-software contract



Contracts specify which program executions a microarchitectural *adversary* can distinguish

Guarnieri, Köpf, Reineke, Vila — Hardware-software contracts for secure speculation — IEEE S&P 2021 https://arxiv.org/abs/2006.03841 18

Hardware-software contract

Goals

• Capture HW security guarantees

Basis for secure programming



Contracts

Contracts



Contract ISA extended with observations

19

Contract ISA extended with observations

Contract ISA extended with observations

Contract traces: $[m](p, \sigma)$


Contract ISA extended with observations

Contract traces: $[m](p, \sigma)$



Contract ISA extended with observations observations


Contract traces: $[\mathbb{E}](p, \sigma)$



Observations expose **Hw traces** model attacker's Contracts security-relevant events

Contract ISA extended with observations

Contract traces: $[\Xi](p, \sigma)$




Observations expose **Hw traces** model attacker's Contracts security-relevant events

Contract traces: $[m](p, \sigma)$

ISA extended with observations

Contract

Contract satisfaction Hardware \blacksquare satisfies contract \blacksquare if for all programs p and arch. states σ , σ' : if $\exists (p, \sigma) = \exists (p, \sigma')$ then $m(p, \sigma) = m(p, \sigma')$




Observations expose **Hw traces** model attacker's Contracts security-relevant events

Contract traces: $[m](p, \sigma)$

ISA extended with observations

Contract

Contract satisfaction Hardware satisfies contract \blacksquare if for all programs p and arch. states σ , σ' : if $matrix(p,\sigma) = m(p,\sigma')$ then $m(p,\sigma) = m(p,\sigma')$



Observations expose Hw traces model attacker's observational power

Contract traces: $[](p, \sigma)$

ISA extended with observations

Contract


Contract satisfaction Hardware satisfies contract if for all programs p and arch. states σ , σ' : if $\equiv (p, \sigma) = \equiv (p, \sigma')$ then $\equiv (p, \sigma) = \equiv (p, \sigma')$




Hardware traces: (p, σ)




Contract = Execution Mode · Observer Mode




Contract = Execution Mode · Observer Mode





Execution Mode · Observer Mode

20




Contracts for secure speculation > At ISA level

Contract = Execution Mode · Observer Mode

How are programs executed?


What is visible about the execution?

20




Contract = Execution Mode · Observer Mode

seq — sequential execution **spec** — mispredict branch instructions



Contracts for secure speculation Contract = Execution Mode · Observer Mode seq — sequential execution spec — mispredict branch instructions



Contract =


pc — only program counter arch — ct + loaded values


Execution Mode · Observer Mode


ct — pc + address of loads/stores





Contracts for secure speculation Contract = Execution Mode · Observer Mode pc — only program counter ct — pc + address of loads/stores arch — ct + loaded values














A lattice of contracts Leaks all data accessed nonspeculatively Leakage Seq-arch -B S S -L


Leaks "everything"





A lattice of contracts Leaks all data accessed nonspeculatively Leakage Seq-arch -B S S C S S

Leaks "everything"




Leaks





Leakage -B S S -C S S





Outline

- **1. Speculative execution attacks**
- 2. Modeling speculative leaks
- 4. What about hardware?
- 5. What about software?
- 6. Conclusions

3. Hardware-software contracts for secure speculation







Hardware countermeasures InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy

Mengjia Yan[†], Jiho Choi[†], Dimitrios Skarlatos, Adam Morrison^{*}, Christopher W. Fletcher, and Josep Torrellas University of Illinois at Urbana-Champaign *Tel Aviv University {myan8, jchoi42, skarlat2}@illinois.edu, mad@cs.tau.ac.il, {cwfletch, torrella}@illinois.edu

Hardware countermeasures InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy


Mengjia Yan[†], Jiho Choi[†], Dimitrios Skarlatos, Adam Morrison^{*}, Christopher W. Fletcher, and Josep Torrellas University of Illinois at Urbana-Champaign *Tel Aviv University {myan8, jchoi42, skarlat2}@illinois.edu, mad@cs.tau.ac.il, {cwfletch, torrella}@illinois.edu


CleanupSpec: An "Undo" Approach to Safe Speculation Moinuddin K. Qureshi moin@gatecn.cuu Georgia Institute of Technology 25

Hardware countermeasures InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy

Mengjia Yan[†], Jiho Choi[†], Dimitrios Skarlatos, Adam Morrison^{*}, Christopher W. Fletcher, and Josep Torrellas University of Illinois at Urbana-Champaign *Tel Aviv University {myan8, jchoi42, skarlat2}@illinois.edu, mad@cs.tau.ac.il, {cwfletch, torrella}@illinois.edu

CleanupSpec: An "Undo" Approach to Safe Speculation Moinuddin K. Qureshi moin@gatecn.cuu Georgia Institute of Technology 25





NDA: Preventing Speculative Execution Attacks at Their Source Efficient Invisible Speculative Execution through Norwegian University of Science and stefanos.kaxiras@it.uu.se Trondheim, Norway magnus.sjalander@ntnu.no Christos Sakalis Alexandra Jimborean Uppsala University Uppsala, Sweden Uppsala University hristos.sakalis@it.uu.se alexandra.jimborean@it.uu.se





InvisiSpec: Making Speculative Execution

Mengjia Yan[†], Jiho Choi[†], Dimitrios Skarlatos, Adam Morrison^{*}, Ci

· ~ Gururaj Saileshwar gururaj.s@gatech.edu Georgia Institute of Technology

Approach to Safe Speculation Moinuddin K. Qureshi moin@gatecn.euu Georgia Institute of Technology 25



Security guarantees?

Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data

∺ty of Illinois at nign

San in

University of Illinois at Urbana-Champaign myan8@illinois.edu

Mengjia Yan

an

Josep Torrellas University of Illinois at Urbana-Champaign torrella@illinois.edu

Artem Khyzha Tel Aviv University artkhyzha@mail.tau.ac.il

11 star

Christopher W. Fletcher University of Illinois at Urbana-Champaign cwfletch@illinois.edu



if (x < A_size) y = A[x] z = B[y] end

if (x < A_size) y = A[x] z = B[y] end

Non-speculative

Speculative

if (x < A_size) y = A[x] z = B[y] end

Non-speculative

Speculative

if (x < A size) y = A[x] z = B[y] end

Non-speculative

Speculative

Delay loads until they are no longer speculative [Sakalis et al., ISCA'19]



if (x < A size) y = A[x] z = B[y] end

Non-speculative

Speculative

Delay loads until they are no longer speculative [Sakalis et al., ISCA'19]

Taint speculatively loaded data + delay tainted loads [STT and NDA, MICRO'19]



y = A[x] if (x < A_size) z = B[y] end

y = A[x] if (x < A_size) z = B[y] end

Non-speculative

Speculative

y = A[x] if (x < A_size) z = B[y] 4. end

Non-speculative

Speculative

Delay loads until they are no longer speculative [Sakalis et al., ISCA'19]



y = A[x] if (x < A_size) z = B[y] end

Non-speculative

Speculative

Delay loads until they are no longer speculative [Sakalis et al., ISCA'19]

Taint speculatively loaded data + delay tainted loads [STT and NDA, MICRO'19]



1. y = A[x]

Countermeasures block different leaks!


Non-speculative

Speculative

Delay loads until they are no longer speculative [Sakalis et al., ISCA'19]

Taint speculatively loaded data + delay tainted loads [STT and NDA, MICRO'19]





Vanilla out-of-order (OoO))Pl

000


NS

In-order CPU (no speculative execution)

OoO CPU+load delay

T OoO CPU+taint tracking





3-stage pipeline with **speculative** and *out-of-order* (OoO) execution


Formalized as **operational** semantics


Attacker observes part of microarchitectural state

Spec-ct

Vanilla out-of-order (OoO) 000)P(In-order CPU NS (no speculative execution) CPU+load delay $) \cap ()$ **TT** OoO CPU+taint tracking







3-stage pipeline with **speculative** and *out-of-order* (OoO) execution


Formalized as **operational** semantics


Attacker observes part of microarchitectural state

Spec-ct

Vanilla out-of-order (OoO) 000)P(In-order CPU NS (no speculative execution) CPU+load delay $\mathcal{O}\mathcal{O}$ **TT** OoO CPU+taint tracking








No speculative and out-oforder execution

Instructions executed *in-order*

Spec-ct

Vanilla out-of-order (OoO) 000) Pl In-order CPU NS (no speculative execution CPU+load delay)()**OOO CPU+taint tracking**















No speculative and out-oforder execution

Instructions executed *in-order*

Spec-ct

NS

Vanilla out-of-order (OoO) 000) Pl In-order CPU NS (no speculative execution CPU+load delay **OOO CPU+taint tracking**














Delaying loads until all sources of **speculation are** resolved

In-order CPU

Sakalis et al., ISCA'19

Spec-ct

000

NS


NS











Delaying loads until all sources of **speculation are** resolved

Sakalis et al., ISCA'19

Spec-ct

000

NS

)Pl

In-order CPU


NS











Taint speculative data

Propagate taint through computation


Delay tainted operations STT and NDA, MICRO'19

Spec-ct

NS

Vanilla out-of-order (OoO) 000)Pl In-order CPU NS (no speculative execution) DoO CPU+load delay **OOO CPU+taint tracking**





Taint speculative data Propagate taint through

computation

Delay tainted operations STT and NDA, MICRO'19


Spec-ct

NS

Vanilla out-of-order (OoO) 000)P(In-order CPU NS (no speculative execution) OoO CPU+load delay **OOO CPU+taint tracking**



Characterize and compare security guarantees!



Guarnieri, Köpf, Reineke, Vila – Hardware-software contracts for secure speculation - IEEE S&P 2021 https://arxiv.org/abs/2006.03841 28

NS


Topayaic lant unough computation

Delay tainted operations STT and NDA, MICRO'19

Spec-ct

000 In-order CPU NS (no speculative execution) OoO CPU+load delay **OOO CPU+taint tracking**













Outline

- **1. Speculative execution attacks**
- 2. Modeling speculative leaks
- 4. What about hardware?
- 5. What about software?
- 6. Conclusions

3. Hardware-software contracts for secure speculation





Speculative leaks in programs

Program CPU with **speculative** execution


Guarnieri, Köpf, Morales, Reineke, Sánchez – Spectector: Principled detection for speculative leaks – IEEE S&P 2020 - https://arxiv.org/abs/1812.08639 30

= Secure?






Speculative non-interference Program P is speculatively non-interferent if




Information leaked by executing **P** without speculative execution

Information leaked by executing **P** with speculative execution

Speculative non-interference Program P is speculatively non-interferent if




Executed under seq-ct




Executed under seq-ct


Executed under **spec-ct**




For all program states σ and σ' :



For all program states σ and σ' : seq-ct(P, σ) = seq-ct(P, σ')




For all program states σ and σ' : $seq-ct(P,\sigma) = seq-ct(P,\sigma')$ $\implies spec-ct(P,\sigma) = spec-ct(P,\sigma')$




if (x < A_size) y = A[x] z = B[y] end

Non-speculative

Speculative







1. if (x < A size) $y = \mathbf{A}[\mathbf{x}]$ 2. z = B[y]3. end 4.

Non-speculative

Speculative

x=128 **A size**=16 **A**[128]=**0**






1. if (x < A size)2. $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ $\boldsymbol{z} = \boldsymbol{B}[\boldsymbol{y}]$ 3. end 4.


Non-speculative

Speculative

load **A**+128

x=128 **A** size=16 load **A**+128 **A**[128]=**1**






1. if (x < A size) $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ 2. z = B[y]3. end 4.


Non-speculative

Speculative

x=128 **A size**=16 **A**[128]=**0**

x=128 **A** size=16 **A**[128]=**1**





1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ 2. z = B[y]3. end 4

Non-speculative





x=128 **A size**=16 **A**[128]=**0**

load **B+0**

x=128 **A** size=16 **A**[128]=**1**

load B+1





1. if $(\mathbf{x} < \mathbf{A} \text{ size})$ $\mathbf{y} = \mathbf{A}[\mathbf{x}]$ 2. z = B[y]3. end 4.

Non-speculative




x=128 **A size**=16 **A**[128]=**0**


load **B+0**

load B+1

x=128 **A** size=16 **A**[128]=**1**







Spectre v1 violates SNI

3. **Z** 4. end


 $\mathbf{D} \begin{bmatrix} \mathbf{y} \end{bmatrix}$

Non-speculative


Speculative

load **B+1**

32










Detecting speculative leaks

x64 to µASM

	mov
	mov
	cmp
	jae
<i>L1</i> :	mov
	mov

rax,	A_size
rcx,	X
rcx,	rax
END	
rax,	A [rcx]
rax,	B [rax]



rax <- A_size
rcx <- x
jmp rcx≥rax, END
L1: load rax, A + rcx
load rax, B + rax</pre>

END:

Symbolic execution

Check for speculative leaks



Detecting speculative leaks

mov mov cmp jae L1: mov mov







Spectector

https://spectector.github.io

rax <- A_size
rcx <- x
jmp rcx≥rax, END
load rax, A + rcx
load rax, B + rax</pre>

Symbolic execution

Check for speculative leaks



Case study: compiler mitigations

Patrignani, Guarnieri — Exorcising spectres with secure compilers — CCS 2021 https://arxiv.org/abs/1910.08607 34

Case study: compiler mitigations Injection of LFENCEs LFENCE **stops** speculation

Compilers (ICC, MSVC) insert LFENCE after *branch instructions*

Patrignani, Guarnieri — Exorcising spectres with secure compilers — CCS 2021 https://arxiv.org/abs/1910.08607 34

Case study: compiler mitigations Injection of LFENCEs if (x < A_size) LFENCE **stops** speculation y = B[A[x]]

Compilers (ICC, MSVC) insert LFENCE after *branch instructions*

Patrignani, Guarnieri — Exorcising spectres with secure compilers — CCS 2021 https://arxiv.org/abs/1910.08607 34

if (x < A size) lfence y = B[A[x]]

Case study: compiler mitigations Injection of LFENCEs if (x < A_size) LFENCE **stops** speculation y = B[A[x]]

Compilers (ICC, MSVC) insert LFENCE after *branch instructions*

Patrignani, Guarnieri — Exorcising spectres with secure compilers — CCS 2021 https://arxiv.org/abs/1910.08607 34

if (x < A size) lfence y = B[A[x]]

Case study: compiler mitigations Injection of LFENCEs if (x < A_size) LFENCE **stops** speculation $V = \mathbf{B}[\mathbf{A}[\mathbf{x}]]$

Compilers (ICC, MSVC) insert LFENCE after *branch instructions*

ICC enforces SNI (security proof) + unnecessary LFENCEs

MSVC is **insecure** — leaks checked with Spectector

Patrignani, Guarnieri — Exorcising spectres with secure compilers — CCS 2021 https://arxiv.org/abs/1910.08607

if (x < A size) lfence y = B[A[x]]

Outline

- 1. Speculative execution attacks
- 2. Modeling speculative leaks
- 4. What about hardware?
- 5. What about software?


6. Conclusions


3. Hardware-software contracts for secure speculation







A problem of (missing) abstractions









A problem of (missing) abstractions













Challenge 1: (Languages and abstractions for) contracts that scale to real-world ISAs + other microarchitectural side-effects





Challenge 1: (Languages and abstractions for) contracts that scale to real-world ISAs + other microarchitectural side-effects


Challenge 2: Techniques for testing/verifying if hardware complies with a given contract (or even inferring compliant contract!)



Challenge 1: (Languages and abstractions for) contracts that scale to real-world ISAs + other microarchitectural side-effects

Challenge 2: Techniques for testing/verifying if hardware complies with a given contract (or even inferring compliant contract!)

Challenge 3: Contract-aware analysis and secure compilation techniques to enforce program security



Collaborators

- Boris Köpf @ Microsoft Research
- Jan Reineke @ Saarland University
- José F. Morales @ IMDEA Software
- Pepe Vila @ IMDEA Software
- Andrés Sánchez @ IMDEA Software
- Marco Patrignani @ University of Trento

Supported by Intel Strategic Research Alliance (ISRA) "Information Flow Tracking across the Hardware-Software Boundary"



We need precise and simple hardware-software contracts for security

to real-world ISAs + other microarchitectural side-effects

with a given contract (or even inferring compliant contract!)

Challenge 3: Contract-aware analysis and secure compilation techniques to enforce program security

Challenge 1: (Languages and abstractions for) contracts that scale

Challenge 2: Techniques for testing/verifying if hardware complies





